久久久久久久久免费_久久久久久久久网站_久久久久久久久一区_久久久久久久网_一级免费在线_一级女人真人毛片免费看

Job Description:
Intel labs is a world class research lab with the mission to drive research
and development of innovative technologies. In this position of ASIC backend
design lead, you will be in Intel labs China one of the top branches in Intel
labs, will be responsible for verification. You will also work very closely
with architect and designer to give them feedback for given design.
Qualifications:
Minimum qualifications are required to be initially considered for this
position. Preferred qualifications are in addition to the minimum requirements
and are considered a plus factor in identifying top candidates. Minimum
Qualifications: ？ BE or equivalent degree？ 5-8 years high performance
verification experience？ Experience in high performance or lower power ASIC
design include CPU, DSP, or other ？ Experience of a large-scale SOC design
verification？ Fluent in RTL design using Verilog and experience with simulators
and waveform debugging tools. ？ Hands on experience with System Verilog, UVM
and other verification technologies and tools.？ Strong project management
skills and the ability to drive teamwork internally and externally？ Good at
communication？ Good spoken and written English.Preferred Qualifications: ？
Experience of CPU verification ？ Experience of custom design ？ Prior
verification experience in CPU system, PCIe, DDR, on-chip NOC, peripherals？
Successful tape-out experience of CPU, GPU, or any complex SoC highly
desirable？ Master in CS or EE